Download AKTU (Dr. A.P.J. Abdul Kalam Technical University (AKTU), formerly Uttar Pradesh Technical University (UPTU) B-Tech 4th Semester (Fourth Semester) 2014-15 Computer Organization Question Paper
lllllljlllljllllglllllllllglllljlll[Ill ECS-401
(Following Paper ID and Roll No. to be ?lled in your Answer Book)
PAPER ID : 110405
Roll No.
B. Tech.
(SEM. IV) THEORY EXAMINATION, 2014-15
COMPUTER ORGANIZATION
Time : 3 Hours] [Total Marks : 100
Nate: (1) Attempt all question.
(2) All question carry equal marks.
1 Attempt any FOUR questions. [4X5=20]
(a) Given the 8 bit data word 10110100. generate the 13
bit composite word for the hamming code that corrects
single errors and detects double errors.
(b) What do you mean by high speed adder ? Discuss
. design of high speed addersl
(c) What is the radix of the numbers if the solution to the
quadratic equation x3-10x+31=0 is x=5 and x=8 7
(d) Represent decimal number 8620 in (a) BCD; (b)
excess-3 code; (c) 2421 code; (d) as a binary number.
(e) Design an arithmetic circuit with one variable S and two-
n bit data inputs A and B. The circuits generate the
following four an'thmetic operations in conjunction with
the input carry Cm. Draw the logic diagram for the ?rst
two stages.
110405] 1 I Contd... I
S C
?in
=0 C
ivn=1
O D 2 A + B(add)
1 D : A ?1(decrement) D = A + B'+1(subtract)
D = A + 1(increment)
(f) ?
k)
(a)
(b)
(d)
(e)
(0
110405|
Attempt any FOUR questions)
What do you mean by Bus and explain bus
interconnection 7?
[4X5=20]
What are addressing modes? What is the need of having
many addressing modes in you_r machine? Discuss
indirect and register indirect addressing in details.
What is an array multiplier? Design an array multiplier
that multiplies two 4-bit numbers. Use AND gates and
binary adders.
What is ROM? How does PROM di??er form EEPROM.
What is Stack Organization ? Compare register stack
and memory stack '?
' Specify the control word that must be applied to the
processor to implement the following micro-operation.
(1) R1 ?? R2+R3
(2) R4 +- R4
('3) R5 (? RS-l
(4) R6 (? shl R1
(5) R7 ?? input
Draw the hardware details for Booth Multiplication
algon'thm and using Booth?s Multiplication method multiply
decimal number (?23) and (+9)
2 [ Contd...
3 Attempt any TWO questions.
(a)
(b)
(c)
4 Attempt any TWO question;
1
110405]
[2X10=20]
Explain the difference between hardwired control and
micro programmed control. Is possible to have a
hardwired control associated with a control memory?
What is the meaning of the term one-address instruction ?
How can an instruction, which requires three operands
be executed in such machine ? Explain with the help
of an example.
Write a program to evaluate the arithmetic statement:
A?B+C*(D*E?F)
X =
G + H * K
(1) Using an accumulator type computer with one
address instmction.
(2) Using a stack organized computer with zero
address operation instructions.
[2X10=20]
(a) Explain LIFO, FIFO and CPU page replacement
algorithm with example.
(b) A virtual memory has a page size of IR words.
There are eight pages and four blocks.
The associative memory page table contains the
following entries.
Page Block
0 3
1 1
4 2
6 0
. 3 [ Contd...
Make a list of all virtual addresses (in decimal) that will cause
a page fault if used by CPU.
2
A Computer employs RAM chips of 256 X 8 and ROM
chips 1024X8. The computer system needs 2K bytes
of RAM, 4K bytes of ROM and 4 interface units, each
with four registers. A memory mapped 1/0 con?guration
is used The Two highest-order bits of the address 1315
are assigned 00 for RAM, 01 f0: ROM, and 10 far
interface registers.
(a) How many RAM and ROM chips are needed?
(b) Draw a memory address map for the system,
(c) Give the address range in hexadecimal for RAM,
ROM and interface
What do you mean by memory management hardware?
Explain the basic components of memory management
unit.
5 Attempt any TWO questions. [2X10=20]
. (a)
(b)
(C)
110405]
Describe asynchronous date transfer. What are the
methods through which it can be achieved? Explain
Stroke control and Handshaking.
What are the various stande communication interfaces?
Explain with the help of synchronous communication?
Describe DMA with suitable block diagram, Why does
DMA have priority over the CPU when both request
a memory transfer? Explain.-
4 [2600]
This post was last modified on 29 January 2020