FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download AKTU B-Tech 8th Sem 2016-17 Digital System Design Using Vhdl Question Paper

Download AKTU (Dr. A.P.J. Abdul Kalam Technical University (AKTU), formerly Uttar Pradesh Technical University (UPTU) B-Tech 8th Semester (Eight Semester) 2016-17 Digital System Design Using Vhdl Question Paper

This post was last modified on 29 January 2020

This download link is referred from the post: AKTU B-Tech Last 10 Years 2010-2020 Previous Question Papers || Dr. A.P.J. Abdul Kalam Technical University


FirstRanker.com

Time: 3 Hours

B. TECH.

--- Content provided by FirstRanker.com ---

THEORY EXAMINATION (SEM–VIII) 2016-17

DIGITAL SYSTEM DESIGN USING VHDL

Max. Marks : 100

Note : Be precise in your answer. In case of numerical problem assume data wherever not provided.

SECTION-A

--- Content provided by FirstRanker.com ---

1. Explain the following: (10×2=20)

  1. a. Generics.
  2. b. Concurrent statements and Sequential statements.
  3. c. Array and Records types.
  4. d. Function and Procedure.
  5. --- Content provided by FirstRanker.com ---

  6. e. Packages and Library.
  7. f. Process and Wait statement.
  8. g. Conditional and Case statement.
  9. h. Structural Modelling.
  10. i. Transport and Delta Delay.
  11. --- Content provided by FirstRanker.com ---

  12. j. HDL design flow for synthesis.

SECTION-B

2. Attempt any five of the following: (10×5=50)

  1. a. Draw block diagram for UART and SM chart for UART transmitter and discuss the VHDL code for UART transmitter.
  2. b. What is the various floating operation? Draw and explain the flow chart for floating point multiplication.
  3. --- Content provided by FirstRanker.com ---

  4. c. Write a high level VHDL description of the divider.
  5. d. Write a short note on synthesis of VHDL codes.
  6. e. Draw a state graph for 4x4 binary multiplier control and discuss the behavioral VHDL model.
  7. f. Using block diagram explain compilation elaboration and simulation of VHDL code. Write a VHDL description of an SR latch using two logic gates.
  8. g. Write a VHDL code for a full subtractor using logic equation.
  9. --- Content provided by FirstRanker.com ---

SECTION-C

Attempt any two of the following: (15×2=30)

  1. 3. Write down the truth table, working of a 16 x 1 multiplexer along with its diagram. Implement 16 x 1 multiplexer in VHDL using case statement with suitable diagram.
  2. 4. Write down the VHDL code for ALU and describe its working. Briefly explain the function of control unit with suitable diagram.
  3. 5. Write short note on the followings with suitable diagram:
    1. a. FPGA.
    2. --- Content provided by FirstRanker.com ---

    3. b. CPLD
    4. c. PLA and PAL

FirstRanker.com


--- Content provided by FirstRanker.com ---


This download link is referred from the post: AKTU B-Tech Last 10 Years 2010-2020 Previous Question Papers || Dr. A.P.J. Abdul Kalam Technical University