This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)
Firstranker's choice
Code: 9D06203
Max. Marks: 60
--- Content provided by FirstRanker.com ---
Time: 3 hours
M.Tech II Semester Supplementary Examinations January/February 2017
DESIGN OF FAULT TOLERANT SYSTEMS
(Digital Systems and Computer Electronics)
Answer any FIVE questions
--- Content provided by FirstRanker.com ---
All questions carry equal marks
-
- Derive the relationship between reliability and mean time between failures (MTBF).
- Derive the expression for reliability of a parallel combinational circuit.
-
- With a neat diagram, discuss about Sift-out redundancy technique.
- Discuss about static and dynamic redundant systems with necessary diagrams.
--- Content provided by FirstRanker.com ---
- Design a self checking checker using Berger code with an example.
- Design a sequential circuit for fail-safe design using partition theory.
- Discuss about an LFSR based signature analyzer with a neat diagram.
- Discuss the design of a combinational circuit for testability using control and syndrome testable design.
- Explain how controllability and observability are obtained by means of scan register with an example.
- Discuss about test pattern generation for BIST exhaustive testing with an example.
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)