FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 2nd Sem 2017 Feb 9D06203 Design of Fault Tolerant Systems Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester 2017 Feb 9D06203 Design of Fault Tolerant Systems Previous Question Paper || Download M.Tech 2nd Sem 9D06203 Design of Fault Tolerant Systems Question Paper || JNTU Anantapur M.Tech Previous Question Paper

This post was last modified on 31 July 2020

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


Firstranker's choice

Code: 9D06203

Max. Marks: 60

--- Content provided by FirstRanker.com ---

Time: 3 hours

M.Tech II Semester Supplementary Examinations January/February 2017

DESIGN OF FAULT TOLERANT SYSTEMS

(Digital Systems and Computer Electronics)

Answer any FIVE questions

--- Content provided by FirstRanker.com ---

All questions carry equal marks


    1. Derive the relationship between reliability and mean time between failures (MTBF).
    2. Derive the expression for reliability of a parallel combinational circuit.
    1. With a neat diagram, discuss about Sift-out redundancy technique.
    2. --- Content provided by FirstRanker.com ---

    3. Discuss about static and dynamic redundant systems with necessary diagrams.
  1. Design a self checking checker using Berger code with an example.
  2. Design a sequential circuit for fail-safe design using partition theory.
  3. Discuss about an LFSR based signature analyzer with a neat diagram.
  4. --- Content provided by FirstRanker.com ---

  5. Discuss the design of a combinational circuit for testability using control and syndrome testable design.
  6. Explain how controllability and observability are obtained by means of scan register with an example.
  7. Discuss about test pattern generation for BIST exhaustive testing with an example.

FirstRanker.com


--- Content provided by FirstRanker.com ---


This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)