Download GTU (Gujarat Technological University) BE/BTech (Bachelor of Engineering / Bachelor of Technology) 2018 Winter 7th Sem New 2172409 Digital Signal Processing For Power Electronics Previous Question Paper
Seat No.: ________ Enrolment No.___________
GUJARAT TECHNOLOGICAL UNIVERSITY
BE - SEMESTER ?VII (NEW) EXAMINATION ? WINTER 2018
Subject Code: 2172409 Date: 29/11/2018
Subject Name: Digital Signal Processing for Power Electronics
Time: 10:30 AM TO 01:00 PM Total Marks: 70
Instructions:
1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
Q.1 (a) If h(n) = (0.2)
n
u(-n) + (3)
n
u(-n) will it be stable? 03
(b) For x(n) = {-1,0,1,2,1,0,1,2,1,0,-1}, Plot x(n) & find X(e
jw
) at w = 0.
?
04
(c) Determine and plot the response of an LTI system whose input x(n)
and impulse response h(n) is given by x(n) ={1,2,-1,-2} &
h(n) = { 1,2,3,4}.
07
Q.2 (a) Enlist application of DSP for power electronics field. 03
(b) How pipelining improve the computational speed? 04
(c) An LTI system has impulse response h(n) = 5(-1/2)
n
u(n). Determine
Fourier transform to find the output of this system when the input is
x(n) = (1/3)
n
u(n).
07
OR
(c) Find the 4- point DFT of the sequence x(n) ={1,0,2,1}.
?
07
Q.3 (a) Give difference between linear and circular convolution. 03
(b) Find the IDFT of Y(k) ={1,0,1,0}.
?
04
(c) Define sampling. State and explain sampling theorem. 07
OR
Q.3 (a) State relation between DFT and Z-transform. 03
(b) Discuss frequency spectrum using DFT. 04
(c) What is aliasing?
Given x(t) X(w). For the spectrum of the continuous-time
signal, shown in Fig.1, consider the three cases fs = 2fx ; fs > 2fx and fs
< 2fx ; draw the spectra, indicating aliasing.
07
FirstRanker.com - FirstRanker's Choice
Page 1 of 2
Seat No.: ________ Enrolment No.___________
GUJARAT TECHNOLOGICAL UNIVERSITY
BE - SEMESTER ?VII (NEW) EXAMINATION ? WINTER 2018
Subject Code: 2172409 Date: 29/11/2018
Subject Name: Digital Signal Processing for Power Electronics
Time: 10:30 AM TO 01:00 PM Total Marks: 70
Instructions:
1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
Q.1 (a) If h(n) = (0.2)
n
u(-n) + (3)
n
u(-n) will it be stable? 03
(b) For x(n) = {-1,0,1,2,1,0,1,2,1,0,-1}, Plot x(n) & find X(e
jw
) at w = 0.
?
04
(c) Determine and plot the response of an LTI system whose input x(n)
and impulse response h(n) is given by x(n) ={1,2,-1,-2} &
h(n) = { 1,2,3,4}.
07
Q.2 (a) Enlist application of DSP for power electronics field. 03
(b) How pipelining improve the computational speed? 04
(c) An LTI system has impulse response h(n) = 5(-1/2)
n
u(n). Determine
Fourier transform to find the output of this system when the input is
x(n) = (1/3)
n
u(n).
07
OR
(c) Find the 4- point DFT of the sequence x(n) ={1,0,2,1}.
?
07
Q.3 (a) Give difference between linear and circular convolution. 03
(b) Find the IDFT of Y(k) ={1,0,1,0}.
?
04
(c) Define sampling. State and explain sampling theorem. 07
OR
Q.3 (a) State relation between DFT and Z-transform. 03
(b) Discuss frequency spectrum using DFT. 04
(c) What is aliasing?
Given x(t) X(w). For the spectrum of the continuous-time
signal, shown in Fig.1, consider the three cases fs = 2fx ; fs > 2fx and fs
< 2fx ; draw the spectra, indicating aliasing.
07
Page 2 of 2
Fig1.
Q.4 (a) What are the basic elements used to construct block diagram of a
discrete time system?
03
(b) (i) Evaluate ?(n-1)* ?(n+1) .Plot the resultant sequence.
(ii) Prove that ?(n) = u(n) ? u(n-1).
04
(c) Consider a LTI system with system function as follows:
H(z) = (1+2z
-1
+ z
- 2
) / (1 - 0.75 z
-1
+ 0.125 z
-2
). Obtain second
order parallel form structure.
07
OR
Q.4 (a) Explain one-sided Z-transform. 03
(b) Classify various signals used for signal processing. 04
(c) Sketch the cascaded form structure of the FIR system given by
difference equation y(n) + y(n-1) +0.25y(n-2) = x(n) .
07
Q.5 (a) Discuss the effect of quantization. 03
(b) What is the difference between von Neumann and Harvard
architecture?
04
(c) Discuss the concept of zero input limit cycle oscillation. How this can
be eliminated?
07
OR
Q.5 (a) What are the different formats of fixed point representation? 03
(b) Draw only the block diagram of basic generic hardware architecture
for digital signal processor
04
(c) Explain DIT- FFT algorithm using signal flow graphs for N= 4. 07
*************
FirstRanker.com - FirstRanker's Choice
This post was last modified on 20 February 2020