Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester 2017 Feb 9D06206b Algorithms for VLSI Design Automation Previous Question Paper || Download M.Tech 2nd Sem 9D06206b Algorithms for VLSI Design Automation Question Paper || JNTU Anantapur M.Tech Previous Question Paper
We rely on ads to keep our content free. Please consider disabling your ad blocker or whitelisting our site. Thank you for your support!
M.Tech II Semester Supplementary Examinations January/February 2017
ALGORITHMS FOR VLSI DESIGN AUTOMATION
(Digital Systems & Computer Electronics)
Time: 3 hours Max. Marks: 60
Answer any FIVE questions
All questions carry equal marks
*****
1 (a) List and explain any two design automation tools.
(b) How graph theory is useful for VLSI design automation.
2 (a) Why combinational optimization is required? Explain the principle of backtracking.
(b) How combinatorial optimization is achieved using local & Tabu search.
3 (a) Explain the concept of layout compaction bringing out clearly, how compaction is useful for VLSI design.
(b) Explain the routing problems in floor planning methods of VLSI design.
4 (a) Explain how gate level modeling is inferior/superior to switch level modeling.
(b) Write about the compiler-driven simulation.
5 (a) Explain the basic issues and terminology involved in logic synthesis and verification.
(b) Explain two-level logic synthesis with suitable examples.
6 (a) How allocation, assignment and scheduling are done in high level synthesis?
(b) Explain high level transformations related to high level synthesis.
7 (a) Explain the physical design cycle of FPGA.
(b) Explain about partitioning for segmented models.
8 Explain briefly:
(a) MCM physical design cycle.
(b) Maze routing.
(c) Programmable MCM.
*****
FirstRanker.com - FirstRanker's Choice
This post was last modified on 31 July 2020