Download JNTUA M.Tech 2nd Sem 2017 Feb 9D06206b Algorithms for VLSI Design Automation Question Paper

Firstranker's choice

Code: 9D06206b

Max. Marks: 60

--- Content provided by FirstRanker.com ---

Time: 3 hours

M.Tech II Semester Supplementary Examinations January/February 2017

ALGORITHMS FOR VLSI DESIGN AUTOMATION

(Digital Systems & Computer Electronics)

Answer any FIVE questions

--- Content provided by FirstRanker.com ---

All questions carry equal marks

1. 1. List and explain any two design automation tools.
   2. How graph theory is useful for VLSI design automation.
2. 1. Why combinational optimization is required? Explain the principle of backtracking.

   --- Content provided by FirstRanker.com ---

   2. How combinatorial optimization is achieved using local & Tabu search.
3. 1. Explain the concept of layout compaction bringing out clearly, how compaction is useful for VLSI design.
   2. Explain the routing problems in floor planning methods of VLSI design.

--- Content provided by FirstRanker.com ---

4. 1. Explain how gate level modeling is inferior/superior to switch level modeling.
   2. Write about the compiler-driven simulation.
5. 1. Explain the basic issues and terminology involved in logic synthesis and verification.
   2. Explain two-level logic synthesis with suitable examples.

   --- Content provided by FirstRanker.com ---

6. 1. How allocation, assignment and scheduling are done in high level synthesis?
   2. Explain high level transformations related to high level synthesis.
7. 1. Explain the physical design cycle of FPGA.

   --- Content provided by FirstRanker.com ---

   2. Explain about partitioning for segmented models.
8. Explain briefly:
   1. MCM physical design cycle.
   2. Maze routing.
   3. Programmable MCM.

   --- Content provided by FirstRanker.com ---

FirstRanker.com